Ads by TechWords

See your link here
Receive the latest technology news and information.
Hardware
Computerworld Daily News (First Look and Wrap-Up)
Computerworld Blogs Newsletter
The Weekly Top 10
Cloud Computing
View all newsletters




Privacy Policy
 

Intel's Xeon ready to enter dual-core era

Chip maker to announce dual-core ProLiant servers next week

October 3, 2005 12:00 PM ET

IDG News Service - Ahead of its original plan but still months after the competition, Intel Corp. appears ready to launch its dual-core Xeon processors Oct. 10, according to e-mail invitations sent to journalists by Intel and Hewlett-Packard Co.
An HP spokeswoman distributed an e-mail message Friday outlining the announcement of new dual-core ProLiant servers. Separately, Intel Japan representatives invited journalists to an Oct. 11 event celebrating the launch of dual-core server and workstation chips.
Last week, Dell Inc. provided a preview of its dual-core systems (see "Dell talks up multicore servers, workstations"). It said the systems would ship in the first half of this month but declined to provide other details about the Xeon chips that will ship with those systems.
Also, IBM announced three-entry level servers last week that will be available with dual-core chips by the middle of October.
An Intel spokeswoman declined to comment on the potential launch date for the dual-core Xeon chips.
The Oct. 10 launch would mark the end of a significant gap in performance between Intel's single-core Xeon processors and Advanced Micro Devices Inc.'s dual-core Opteron processors. As it did with the transition to 64-bit technology, AMD introduced a new design feature -- multicore technology -- several months ahead of the world's largest chip maker.
During 2004, a bad year for Intel by anyone's standards, the company was forced to release a 64-bit version of Xeon to match AMD's initial success with Opteron. It also had to quickly overhaul its processor design strategies, as outlined by an Intel engineer earlier this year, in hopes of getting dual-core chips for desktops and servers out in time in light of AMD's plans.
Intel chose to release dual-core chips for desktops first in part because it was simply easier to quickly validate dual-core chips for desktops, said Jonathan Douglas, a principal engineer in Intel's Digital Enterprise Group, at a chip conference in August. Server chips require more testing and validation before they can be released, and Intel needed to make sure it got the server products right, he said. Intel released a version of its dual-core Pentium D processor -- really a desktop chip -- for low-end one-socket servers in July.
The Santa Clara, Calif., company's original plan was to release Bensley, a dual-core version of Xeon, as its first dual-core server processor in the first quarter of 2006. Bensley is still on track for the first quarter, but Intel was able to move up the launch date for Paxville, a dual-core chip for both two-socket and four-socket servers,in time for an October launch.
Some analysts believe Intel's dual-core chips will still be hobbled by their front-side bus design, but independent reviews and benchmarks will deliver the verdict. Intel uses an external memory bus to connect the processor to memory, whereas AMD integrates that function directly onto the chip, which improves performance.


Reprinted with permission from

IDG.net
Story copyright 2009 International Data Group. All rights reserved.

Jump to comments

Hardware

Additional Resources

Xerox
By using solid ink technology only from Xerox, you could save up to 65% by printing color for the cost of black and white. Enter for a chance to WIN a PhaserTM 8860 network color printer!
Microsoft
Save time and mitigate security risk. Deploy it now.
Sybase
In this white paper, IDC analyzes the role of next-generation mobile enterprise platforms as organizations seek a more strategic deployment of mobile solutions.

Learn the important issues you must consider before starting your next mobility initiative. Get your mobility white paper from IDC now, compliments of Sybase.